5

## Abstract

A method of preparing a circuit model for simulation comprises decomposing the circuit model having a number of latches into a plurality of extended latch boundary components and partitioning the plurality of extended latch boundary components.

Decomposing and partitioning the circuit model may include decomposing hierarchical cells of the circuit model, and using a constructive bin-packing heuristic to partition the plurality of extended latch boundary components. The partitioned circuit model is compiled, and simulated on a uni-processor, a multi-processor, or a distributed processing computer system.

"Express Mail" n Date of Deposit:	nailing label nu	mber. EL	273420976	vS
Date of Deposit:	Juw	2,1999		
I hereby certify that I	this paper or fee is	being depos	sited with the	
United States Postal	Service "Express M	ail Post Office	e to Addressee"	
service under 37 CF addressed to the Ass	R 1.10 on the date sistant Commission	indicated at	oove and is	
Washington, D.C. 20	0231			
Printed Name: _				
Signatura:	(Mis	Na	Mariano	VI.